What is the salary for this Silicon ATE Test Engineer role?

Salary information is not publicly listed for this position. Apply directly to discuss compensation with Rivosinc.

Where is this Silicon ATE Test Engineer position located?

This is an on-site position at Rivosinc located in Santa Clara, CA, North America.

How do I apply for this Silicon ATE Test Engineer job at Rivosinc?

Click the 'Apply' button on this page to be redirected to Rivosinc's application portal. Make sure to have your resume ready and tailor your application to highlight relevant experience.

Rivosinc is actively hiring for Engineering roles. Visit the company page to see all open positions and learn more about working at Rivosinc.

Silicon ATE Test Engineer

Rivosinc Santa Clara, CA Today

engineering

As a Sr. ATE test engineer, this role will be responsible for test, characterization and HVM shipment of our Silicon.

Responsibilities

Develop production, qualification, and characterization test programs for digital, analog, mixed-signal devices on ATE (Automatic Test Equipment) using Advantest 93K, Teradyne Uflex or other major test platforms.

In charge of test pattern conversion and verification prior to silicon to ensure “First Time Right Vector” for smooth ATE bring-up.

In charge of test hardware bring-up (probe card and load board) to meet the test specifications.

Own First-Si test pattern bring-up, and collaborate with Product Engineering, DfT, and IC design to efficiently debug any failures and implement optimal solutions.

Define test requirements & test limits, ensuring the correct levels of test coverage, and devise strategies to optimize test time.

Drive ATE to System level correlation to implement relevant voltage guard-bands.

Work cross functionally on failure analysis and debug during NPI phase and feedback to test strategy to ensure high quality standards

Requirements

Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.

Minimum of 10-12 years of ATE experience developing test programs for server, client/mobile, or HPC products.

Strong understanding of hardware design requirements (CPM/IBIS models, SI/PI simulation) for probe-card, load-board, burn-in boards.

Hands-on experience with ATE test equipment (Advantest SMT8 preferred) writing Scan / Mbist / PHY tests, developing product binning test methods, secure manufacturing flows.

Prior DfT experience is highly desired.